next up previous
Next: Contents of the Up: MVD FEE Test Hardware Previous: MVD FEE Test Hardware

Hardware

The hardware that was tested is shown in a logical diagram in figure 1 Physically, there was the Heap Manager board, and one FEE board. In addition, there was a small diagnostic board with LEDs. The connections to the outside consisted of 3 17-twisted-pair ribbons for the serial communication (connectors J4, J7 and J8). The data were shipped out on another 17 twisted-pair ribbon, along with a single twisted pair for strobing (WSI line). These five ribbons went to 3 locations in a camac crate.

  
Figure 1: Logical diagram of the tested boards



Converted to HTML from LaTeX by Christine Jarmer
Wed Feb 7 14:57:50 MST 1996