=======================================================================
Expedition PCB - Pinnacle - Version EXP2005.3_070529.00 2005.3
=======================================================================

Job Directory:        C:\07_JOBPHIL\MRM_WRF5_RTSP_A\PCB\

Design Status Report: C:\07_JOBPHIL\MRM_WRF5_RTSP_A\PCB\LogFiles\DesignStatus_97.txt

Tue Oct 02 14:13:00 2007

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 6.3 X 7.69 (in)
Route Border Extents  .......... 6.27 X 7.64 (in)
Actual Board Area  ............. 48.41 (in)
Actual Route Area  ............. 47.9 (in)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    96.82 Sq. (in)    40.21 Sq. (in)    41.53 %
           Room:                 57.35 Sq. (in)    0 Sq. (in)        0.00 %

Pins  .......................... 9160
Pins per Route Area  ........... 191.23 Pins/Sq. (in)

Layers  ........................ 20
    Layer 1 is a signal layer
        Trace Widths  .......... 5, 6, 7.87, 8, 10, 20, 25, 35
    Layer 2 is a Positive Plane Layer with nets
        DGND
        Trace Widths  .......... None.
    Layer 3 is a signal layer
        Trace Widths  .......... 3, 3.5, 4, 5, 10
    Layer 4 is a Positive Plane Layer with nets
        +2.5V-D
        +5V_B
        Trace Widths  .......... None.
    Layer 5 is a signal layer
        Trace Widths  .......... 4, 5
    Layer 6 is a Positive Plane Layer with nets
        1.8va
        +5V
        -5V
        Trace Widths  .......... None.
    Layer 7 is a signal layer
        Trace Widths  .......... 4
    Layer 8 is a signal layer
        Trace Widths  .......... 3, 3.5, 4
    Layer 9 is a Positive Plane Layer with nets
        DGND
        +3.3V
        Trace Widths  .......... None.
    Layer 10 is a signal layer
        Trace Widths  .......... 6, 20, 35
    Layer 11 is a signal layer
        Trace Widths  .......... 6
    Layer 12 is a Positive Plane Layer with nets
        DGND
        +1.5V
        Trace Widths  .......... None.
    Layer 13 is a signal layer
        Trace Widths  .......... 3, 3.5, 4, 30
    Layer 14 is a signal layer
        Trace Widths  .......... 4, 35
    Layer 15 is a Positive Plane Layer with nets
        +1.2V-D1
        +1.2V-D2
        +3.3V_B
        +12V_B
        Trace Widths  .......... None.
    Layer 16 is a signal layer
        Trace Widths  .......... 4, 25, 35
    Layer 17 is a Positive Plane Layer with nets
        +2.5V
        -12V_B
        Trace Widths  .......... None.
    Layer 18 is a signal layer
        Trace Widths  .......... 3, 3.5, 4, 5, 35
    Layer 19 is a Positive Plane Layer with nets
        DGND
        Trace Widths  .......... None.
    Layer 20 is a signal layer
        Trace Widths  .......... 5, 6, 8, 10, 20, 25, 30, 35, 50

Nets  .......................... 1816
Connections  ................... 6837
Open Connections  .............. 68
Differential Pairs  ............ 26
Differential Pair Names:   ADC_DATA(0)+   ADC_DATA(0)-
                           ADC_DATA(1)+   ADC_DATA(1)-
                           ADC_DATA(2)+   ADC_DATA(2)-
                           ADC_DATA(3)+   ADC_DATA(3)-
                           ADC_DATA(4)+   ADC_DATA(4)-
                           ADC_DATA(5)+   ADC_DATA(5)-
                           ADC_DATA(6)+   ADC_DATA(6)-
                           ADC_DATA(7)+   ADC_DATA(7)-
                           ADC_DATA(8)+   ADC_DATA(8)-
                           ADC_DATA(9)+   ADC_DATA(9)-
                           ADC_DATA(10)+   ADC_DATA(10)-
                           ADC_DATA(11)+   ADC_DATA(11)-
                           ADC_DATA(12)+   ADC_DATA(12)-
                           ADC_DATA(13)+   ADC_DATA(13)-
                           ADC_DATA(14)+   ADC_DATA(14)-
                           ADC_DATA(15)+   ADC_DATA(15)-
                           ADC_120MHz+   ADC_120MHz-
                           CLKA_N   CLKA_P
                           CLKB_N   CLKB_P
                           CLKC_N   CLKC_P
                           CLKD_N   CLKD_P
                           CLKE_N   CLKE_P
                           CLKF_N   CLKF_P
                           CLKG_N   CLKG_P
                           CLKH_N   CLKH_P
                           FrameSync+   FrameSync-
                           
Percent Routed  ................ 99.01 %

Netline Length  ................ 373.8 (in)
Netline Manhattan Length  ...... 487.26 (in)
Total Trace Length  ............ 4,120.53 (in)

Trace Widths Used (th)  ........ 3, 3.5, 4, 5, 6, 7.87, 8, 10, 20, 25, 30, 35, 50
Vias  .......................... 6741
Via Span  Name                   Quantity
   1-20   018VIA_8               1134
          025VIA_10              1236
          035VIA                 432
          050VIA                 30
          018VIA_8_14mask-bga    2340
   1-10   VIA020_010             1
          025VIA_10              752
          035VIA                 88
  11-20   025VIA                 2
          035VIA                 46
          025VIA_10              680

Teardrops....................... 0
Breakouts....................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 1850
    Parts Mounted on Top  ...... 372
        SMD  ................... 332
        Through  ............... 40
        Test Points  ........... 0
        Mechanical  ............ 0
    Parts Mounted on Bottom  ... 1478
        SMD  ................... 1477
        Through  ............... 1
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    Edge Connector Parts  ...... 0

Parts not Placed  .............. 10

Nested Cells  .................. 0

Jumpers  ....................... 0

Through Holes  ................. 5542
    Holes per Board Area  ...... 114.48 Holes/Sq. (in)
Mounting Holes  ................ 32