=======================================================================
Expedition PCB - Pinnacle - Version PCB2004_040223.1326 2004
=======================================================================

Job Directory:        C:\02_job_tom\MRM_SVIM\PCB\

Design Status Report: C:\02_job_tom\MRM_SVIM\PCB\LogFiles\DesignStatus_04.txt

Mon Sep 25 10:59:27 2006

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 6.3 X 7.68 (in)
Route Border Extents  .......... 6.25 X 7.62 (in)
Actual Board Area  ............. 48.38 (in)
Actual Route Area  ............. 47.31 (in)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    96.77 Sq. (in)    89.77 Sq. (in)    92.76 %
           Room:                 57.35 Sq. (in)    0 Sq. (in)        0.00 %

Pins  .......................... 5594
Pins per Route Area  ........... 118.24 Pins/Sq. (in)

Layers  ........................ 14
    Layer 1 is a signal layer
        Trace Widths  .......... 4, 7.87, 10
    Layer 2 is a signal layer
        Trace Widths  .......... None.
    Layer 3 is a signal layer
        Trace Widths  .......... None.
    Layer 4 is a signal layer
        Trace Widths  .......... None.
    Layer 5 is a signal layer
        Trace Widths  .......... None.
    Layer 6 is a signal layer
        Trace Widths  .......... None.
    Layer 7 is a signal layer
        Trace Widths  .......... None.
    Layer 8 is a signal layer
        Trace Widths  .......... None.
    Layer 9 is a signal layer
        Trace Widths  .......... None.
    Layer 10 is a signal layer
        Trace Widths  .......... None.
    Layer 11 is a signal layer
        Trace Widths  .......... None.
    Layer 12 is a signal layer
        Trace Widths  .......... None.
    Layer 13 is a signal layer
        Trace Widths  .......... None.
    Layer 14 is a signal layer
        Trace Widths  .......... 10

Nets  .......................... 1009
Connections  ................... 3101
Open Connections  .............. 2877
Differential Pairs  ............ 0
Percent Routed  ................ 7.22 %

Netline Length  ................ 2,930.7 (in)
Netline Manhattan Length  ...... 3,356.48 (in)
Total Trace Length  ............ 68.56 (in)

Trace Widths Used (th)  ........ 4, 7.87, 10
Vias  .......................... 1013
Via Span  Name                   Quantity
   1-14   020VIA                 40
          020VIA_10              973

Teardrops....................... 0
Breakouts....................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 304
    Parts Mounted on Top  ...... 140
        SMD  ................... 94
        Through  ............... 6
        Test Points  ........... 40
        Mechanical  ............ 0
    Parts Mounted on Bottom  ... 164
        SMD  ................... 145
        Through  ............... 0
        Test Points  ........... 19
        Mechanical  ............ 0
    Edge Connector Parts  ...... 0

Parts not Placed  .............. 502

Nested Cells  .................. 0

Jumpers  ....................... 0

Through Holes  ................. 1406
    Holes per Board Area  ...... 29.06 Holes/Sq. (in)