The Design, Layout and Testing of the Multiplicity Vertex Detector (MVD) Motherboard

Sangkoo Hahn, LeRoy Cope, Jan Boissevain and Gary Smith


10 March 1998

1. Introduction

The four motherboards inside the MVD perform the electrical and mechanical equivalent of a backbone for the system. The main functions of the motherboards are;

distribution of timing and control signals throughout the front-end electronics, gathering and relaying all the mission data as well as ancillary information from the multi-chip modules and on the motherboard itself to be read out to the PHENIX experiment hall, and delivery of regulated power to the front-end electronics through multiple low drop-out regulators.

A schematic representation of the front-end electronics with the relative location of the motherboard inside the MVD is shown in Figure 1 below. (Please refer to schematic drawing #10Y-XXX for details) All of the control signals, data and power to/from the front-end electronics go through the motherboards.



are used for the MVD due to the plane-symmetry of the detector arrangement. (Go to **Error! Bookmark not defined.** for a more comprehensive review of the mechanical setup of MVD.) The two motherboard types are identical in electrical functions, so the layout is based on the same schematics. However, the layout, ideally a mirroring of one type to the other, has to take into account all components such as connectors and active devices, which have no mirroring pin orientations.

As shown in Figure 1 above, six power-communication (power-comm for short) boards and one daughter board plug into each motherboard. The six power-comm boards are parallel to each other when plugged into the motherboard. The daughter board, holding pad detectors at the end of the cylindrical body of the MVD, is connected to the motherboard away from the power-comm board. The cable connectors interfacing with the main power supplies and the interface modules are on the backside of the motherboard away from the power-comm boards.

3. Power Regulations and Distributions

3.1 Five different voltages are used in the front-end electronics; +5VD (digital), +5VA_TGV (analog, preamp), -5VA (analog, preamp), +5VA_Comp (analog, comparator), +2.5VA (analog, bias). In addition, a silicon bias voltage of approximately 50V is passed through the motherboard. Seven sets of five voltages are supplied to the six groups of power-comm boards and a daughter board through Low Drop-Out (LDO) voltage regulators (MIC29XX0-type) as shown below. Each input is fused and each output has both ceramic and electrolytic capacitors to supply returns.




Figure 2. Power regulation and filtering for each voltage rail.

3.2 Power Consumption. (The following estimates are just estimates. Further testing and estimates are required to arrive at more accurate figures.)

The power consumption of the motherboard itself is as follows.

+5VD	0.2A	1.0W
+5VA	(negligible)	(negligible)
-5VA	(negligible)	(negligible)
		Total of 1W (for one motherboard only)

The power estimates for one power-comm board with 6 MCM's connected are;

+5VD	1. 4A	7 W
+5VA_TGV	0.6A	3 W
+5VA_Comp, etc	0.8A	$4 \mathrm{W}$
-5VA	0.2A	1 W
+2.5VA	(small)	(negligible)
		Total of 15W (for one power-comm board and 6 MCMs)

The estimated power consumption for each motherboard and all front-end electronics connected to it are as follows. The regulator head voltages (the amount of voltage drop as the current passes through the regulator) are fixed at 1.0V for convenience.

+5VD:		50W
+5VA (both preamp and compa	rator):	50W
-5VA (both preamp and compar	ator):	9W
+2.5V:		(negligible)
+50V Si-Bias:		(negligible)
]	Fotal of 109W	per one motherboard, or
]	Fotal of 436W	for the whole MVD

3.3 All 38voltage regulator input lines were fused with resettable fuses (Poly-Fuse model SMD250 by Raychem). All of the poly-fuses are rated for 2.5A current at 20 degrees C.

4. Timing and Control Signals


As a main function, the motherboard distributes timing and control signals throughout the front-end electronics. Most high-speed signals such as beam clocks and mode bits do not originate nor terminate on the motherboard. However, one of the seven 4 x beam clock signals going to the Power-Comm and Daughter boards is tapped off

the pass-through signal to create the PECL (Positive ECL) clocks for all MCMs. PECL logic clock is used for the AMUADCs on MCMs for low interference to the sensitive preamp inputs as it has small and smooth voltage swings and balanced current spikes.

(Note: For logic signals with fast edges, ACT-logic is used with 22-ohm series resistor at the source end and 51ohm termination resistor on the receiver side. Other logic signals with slow edges such as serial clocks for MCM programming and serial controls for monitors use un-terminated AC-logic.)

5. LVDS data and pass-through signals

The mission data packets from each MCM are transmitted through the motherboard using low voltage differential signal lines. These lines, however, are just passed through without any buffering as the LVDS line drivers (90C031) on the power-comm board handles the signals. Other pass-through data lines as shown in the figure below include the current-sum signals, silicon bias voltages, the serial control and serial data to/from the MCM and the mode-bits. Fast pass-through signals were given special attention for signal integrity during the board layout for better high-frequency performance as explained later.



re 3. Motherboar d passthrough signals

Fiig


6. The spy channels, temperature and voltage monitors.

The spy channel analog voltage information is multiplexed and buffered on the motherboard to send to interface module. The frequency bandwidth of the signal is not relatively narrow, and OP283 by Analog Devices was chosen as the buffer. Six multiplexers (ADG406 by Analog Devices) with 16 channels each are addressed by 6-bit selection lines, 2

bits of which is decoded locally to select 1of the 6 chips.

There are 93 analog monitor lines on the motherboard for all power supply voltages and temperatures. 12 of MAX186 8-channel multiplexer with built-in analog-to-digital converters are used for 96 total channels including three spares. The chip selection is done through 4-to-16 decoder while channel selection and conversion controls are done through serial control data.

Spy Channel Multiplexing



line impedance controlled to approximately 50 ohms by using 5-mil thick FR-4 printed circuit board material and 7-mil trace and spacing.

Similar impedance control is maintained for the clock lines of 9.5 MHZ and 38MHz at CMOS levels, and 38 MHz-PECL lines.

With 38 power regulators on the motherboard, it was important to conduct the heat away from the MVD enclosure through a cooling coil in thermal contact with the regulator body. The motherboard layout included copper pads for the regulator body as well as thermal vias to the backside of the board where the cooling pipe is routed.

8. Connector Pin Assignments for the Motherboard.

For a complete listing of signal assignments for connector pins on the motherboard, please go to **Error! Bookmark not defined.**, and click on the "MVD Signals."

9. Test Plan for the Motherboard

9.1 Component placement and assembly quality

Verify component placement (refer to the proper assembly drawing, MVD-3, Motherboard-Left, 10YxxxxxxxDn, or MVD-n Motherboard-Right, 10Y-xxxxxxDn.) for correct component types and orientations.

Also verify that no solder bridges exist between adjacent connections due to tight trace spacing.

9.2 Voltage regulators

Equipment required: dual output DC power supply with outputs of +/- 6.5V or greater, one oscilloscope, one power input connector, one Panduit CT156F18-14DA, all wired as per motherboard schematic sheet #2,

Verify proper regulator operation by applying power to one regulator group at a time, and confirm correct output voltages.

Refer to motherboard schematic sheet #7. Energize one group and measure regulator output voltage and monitor output voltage of each regulator of that group. De-energize that group and move the input connector to the next group. When all regulator group operations have been verified, leave the power connector connected to the motherboard group as this will supply power to the motherboard electronics for the rest of the tests.

9.3 PECL differential clock line

Equipment required: one pulse generator with better than 40MHz repetition rate, one oscilloscope

Inject TTL level pulse approx. 38Mhz into J9-pin 17, observe differential output pulses on pins 13 and 15 on the power-comm connectors and J35-pin 13 and 15 of the daughter board.

9.4 Spy channel multiplexer and buffer amplifier

Equipment required: One analog signal generator, one oscilloscope, and one data generator to address multiplexer channels

Address one channel, inject an analog signal into that channel (pins 81 through 92 of power-comm connectors and J34-1 through -12 of the daughterboard connectors.) and verify proper operation by observing an inverted signal of unity gain at the output of the buffer amplifier. (Refer to J23 on sheet #2 of motherboard schematic.)

Observe the output J23-33 and J23-37 on the Monitor connector.

Note: Address lines SPY_A0 through SPY_A3 select one of sixteen positions in each ADG406 chip while address lines SPY_A4 and SPY_A5 select one of three ADG406 multiplexer chips. The combination of the six address lines determines the channel selection as follows.

SPY_A5	A4	A3	A2	A1	A0	SELECTS	(x = don't care)
Х	Х	0	0	0	0	S0	
Х	Х	0	0	0	1	S 1	
Х	Х	0	0	1	0	S2	
Х	Х	0	0	1	1	S3	
X	Х	0	1	0	0	S4	
Х	Х	0	1	0	1	S5	
Х	Х	0	1	1	0	S6	
Х	Х	0	1	1	1	S7	
X	Х	1	0	0	0	S 8	
X	Х	1	0	0	1	S9	
X	Х	1	0	1	0	S10	
X	Х	1	0	1	1	S11	
X	Х	1	1	0	0	S12	
X	Х	1	1	0	1	S13	
Х	Х	1	1	1	0	S14	
X	Х	1	1	1	1	S15	
0	0	Х	Х	Х	Х	U15, U16	
0	1	х	Х	х	Х	U17, U18	
1	0	х	Х	х	Х	U19, U20	

9.5 Multiplexer ADC and serial output data

Equipment required : One pattern generator (to generate 24 bit sequence to select one of eight analog input channels and initiate an analog to digital conversion,) an analog signal generator, one oscilloscope. (Note: One

way of addressing the serial ADC is to use a bank of switches switching between +5v and ground, with a debounce circuit.)

a. Quick look: The objective of this test is to quickly evaluate the analog performance without the pattern generator. A quick look at ADC operation could be done by addressing the MAX186 ADC chip by clocking in all logic level-1.

(Refer to J23 on sheet two of mother board schematic. Signals involved are MON_SER_CLK, MON_SER_DATA_IN, and MON_SER_DATA_OUT)

Tie J23-5 to +5V, connect clock pulse to J23-3, and observe serial data out on J23-7. (This results in data conversion on channel 7 for single_ended inputs with external clock mode. Refer to figure 5 and figure 6 of MAX186 data sheets, not included here.)

b. Complete test: Data conversions of all eight channels of all 12 chips in sequence are performed by sending SERIAL_CONTROL_BYTE to the chips and also by addressing one of twelve MAX186 chips using ADC_A0 through ADC_A3. (Refer to J23 on sheet #2 of motherboard schematic. Also, refer to MUX186 data sheet page 12)

The chip-select address bit combinations and selected chips are as follows.

ADC_A3	ADC_A2	ADC_A1	ADC_A0	SELECTS
0	0	0	0	U1
0	0	0	1	U2
0	0	1	0	U3
0	0	1	1	U4
0	1	0	0	U5
0	1	0	1	U6
0	1	1	0	U7
0	1	1	1	U8
1	0	0	0	U9
1	0	0	1	U10
1	0	1	0	U11
1	0	1	1	U12

The serial control bit combinations and their functions are as follows.

SERIAL_CONTROL_BYTE (MSB first, x = don't care)

MSB							LSB	
7	6	5	4	3	2	1	0	Function
Х	Х	Х	Х	Х	х	0	0	Full power down
Х	Х	Х	Х	Х	х	0	1	Fast power down
х	Х	Х	Х	Х	х	1	0	Internal clock mode
Х	Х	Х	Х	Х	х	1	1	External clock mode
Х	Х	Х	Х	Х	1	Х	Х	single ended inputs
Х	Х	Х	Х	1	х	Х	Х	unipolar
Х	0	0	0	Х	х	Х	Х	CH0
х	0	0	1	Х	х	Х	Х	CH1
х	0	1	0	Х	х	Х	Х	CH2
х	0	1	1	Х	х	Х	Х	CH3
х	1	0	0	Х	х	Х	Х	CH4
х	1	0	1	Х	х	Х	Х	CH5
х	1	1	0	Х	х	Х	Х	CH6
х	1	1	1	Х	х	Х	Х	CH7
1	Х	Х	Х	Х	х	Х	Х	Start

9.6 Pin-to-pin resistance tests for pass-through signals

This test is to ensure the connectivity of all the pass-through signals from a pin on one connector to another pin on another connector through a printed circuit trace. These signals are LVDS, Current _Sum, Silicon Bias Voltages, and Digital and Analog Grounds (signal commons). The test is performed by connecting an ohm-meter between the designated pins on two connectors as identified by the following lists. The DC resistance should be less than 0.25-Ohm

The signals listed below are common to each group. (Refer to the GROUP TABLE for reference designator information.) TIM/CONT POWER/COMM CONN yy **GROUP TABLE** CONN xx **GROUP** 1 J9 to J41 J10 J40 **GROUP 2** to **GROUP 3** J11 J39 to **GROUP 4** J38 J12 to **GROUP 5** J37 J13 to **GROUP** 6 J14 J36 to **GROUP** 7 J15 J35 to PIN PIN **SIGNAL** (n = 1 thru 7)XX уу Gn MB0 1 1 Gn_MB1 3 2 5 3 Gn MB2 Gn_MB3 7 4 Gn_MB4 9 5 Gn_MB5 11 6 13 9 Gn L1A DGND 2 11,12 DGND 4 11,12 6 11,12 DGND DGND 8 11,12 10 11,12 DGND DGND 12 11,12 11,12 14 DGND DGND 16 11,12 DGND 18 11,12 19 11,12 DGND DGND 20 11,12 _____ _____ **GROUP** 1 J28 J41 J29 J40 **GROUP 2 GROUP 3** J30 J39 **GROUP 4** J38 J31 **GROUP 5** J32 J37 **GROUP** 6 J33 J36 **GROUP** 7 J27 J35 SIGNAL PIN PIN Gn_MCM1_S_EN 3 55 Gn_MCM2_S_EN 4 56 Gn_MCM3_S_EN 5 57 Gn_MCM4_S_EN 6 58 Gn_MCM5_S_EN 7 59 8 Gn_MCM6_S_EN 60

Gn_SERIAL_CLK	11	63
Gn_S_DATA_OUT_MCM1	15	67
Gn_S_DATA_OUT_MCM2	16	68
Gn_S_DATA_OUT_MCM3	17	69
Gn_S_DATA_OUT_MCM4	18	70
Gn_S_DATA_OUT_MCM5	19	71
Gn_S_DATA_OUT_MCM6	20	72
Gn_S_LATCH	21	75
Gn_READBACK_EN	22	76
Gn_XILINX_PROGRAM	25	77
Gn_MCM_RESET	26	78

-----All Digital and Analog Ground pins should be shorted together between themselves.

DGND	1	53				
DGND	2	54				
DGND	9	61				
DGND	10	62				
DGND	13	65				
DGND	14	66				
DGND	23	73				
DGND	24	74				
DGND	J23-1, 2, 4, 6,					
2 01 12	J23-13, 17, 18					
	J23-25, 26, 27					
DGND		02, 105, 109, 113, 117, 121, 125,				
	129, 133, 137					
AGND	J23-31, 32, 35					
NonD	J23-36, 39, 40					
	J2J-J0, J7, H	<u>,</u>				
AGND	80 93 94 110	,114,118,122,126				
NonD	00,75,74,110,	,114,110,122,120				
Group 7 is a spec	ial case [Uses	two 80-pin connectors instead of one 160-pin.]				
DGND	135-11 12 53	3, 54, 61, 62, 65, 66, 73, 74,				
DOND						
AGND	J34-21, 22, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61 J35-80					
AGIND	J34-13, 14, 26, 30, 34, 38, 42, 46					
AGND	J26-2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24,					
Adit	J26-28, 30, 32, 34, 36, 38, 40, 44, 46, 48					
	J20-20, 50, 52	2, 34, 30, 38, 40, 44, 40, 48				
	Current Sum (Dutput				
G1_MCM1_DS	126 1	141.05				
	J26-1 J26-3	J41-95				
G1_MCM2_DS		J41-96				
G1_MCM3_DS	J26-5	J41-97				
G1_MCM4_DS	J26-7	J41-98				
G1_MCM5_DS	J26-9	J41-99				
G1_MCM6_DS	J26-11	J41-100				
G2_MCM1_DS	J26-13	J40-95				
G2_MCM2_DS	J26-15	J40-96				
G2_MCM3_DS	J26-17	J40-97				
G2 MCM4 DS	J26-19	J40-98				
G2_MCM5_DS	J26-21	J40-99				
G2_MCM6_DS	J26-23	J40-100				
G3_MCM1_DS	J26-25	J39-95				

	10 (07	100.07
G3_MCM2_DS	J26-27	J <i>3</i> 9-96
G3_MCM3_DS	J26-29	J39-97
G3_MCM4_DS	J26-31	139-98
G3_MCM5_DS	J26-33	130 00
	J20-35	JJJ-77
G3_MCM6_DS	J26-35	J39-100
G7_MCM1_DS	J26-37	J34-15
G7_MCM2_DS	J26-39	J34-16
G7_MCM3_DS	126-41	134-17
C7 MCM4 DS	126 42	12/ 10
G7_MCM4_DS	J20-45	J34-18
G7_MCM5_DS	J26-45	J34-19
G7_MCM6_DS	J26-37 J26-39 J26-41 J26-43 J26-45 J26-47	J34-20
	SI-Detect	tor Bias
G1 MCM1 SB	J24-1 J24-2 J24-3 J24-4	I41-149
C1 MCM1 SPP	124.2	I41 150
	J24-2	J41-150
GI_MCM2_SB	J24-3	J41-151
G1_MCM2_SBR	J24-4	J41-152
G1 MCM3 SB	J24-5	J41-153
G1 MCM3 SPP	124 6	IA1-15A
	J24-U	JT1-1JT 141 155
GI_MCM4_SB	J24-/	J41-155
GI_MCM4_SBR	J24-8	J41-156
G1_MCM5_SB	J24-9	J41-157
G1_MCM5_SBR	J24-10	J41-158
G1_MCM6_SB	124 11	I/1 150
C1_MCM_CDD	J24-11	140
GI_MCM_SBR	J24-4 J24-5 J24-6 J24-7 J24-8 J24-9 J24-10 J24-10 J24-11 J24-12 J41-	160
G2_MCM1_SB G2_MCM1_SBR	J24-13	J40-149
G2_MCM1_SBR	J24-14	J40-150
G2_MCM2_SB	J24-15	J40-151
G ² MCM ² SBR	J24-16	J40-152
G2_MCM3_SB G2_MCM3_SBR	J24-17	I40 153
C_2 MCM3_SD	J24-17 J24-18	J40-155
G2_MCM3_SBR	J24-18	J40-154
G2_MCM4_SB	J24-19	J40-155
G2_MCM4_SBR	J24-20	J40-156
G2_MCM5_SB	J24-21	J40-157
G2_MCM5_SBR	J24-22	J40-158
G2_MCM6_SB	J24-22 J24-23	J40-159
G2-MCM6_SBR	J24-24	J40-160
	10 4 0 5	100 140
G3_MCM1_SB	J24-25	J39-149
G3_MCM1_SBR	J24-26	J39-150
G3 MCM2 SB	J24-27	J39-151
G3_MCM2_SBR	J24-28	J39-152
G3_MCM3_SB	J24-29	J39-152
G3_MCM3_SBR	J24-30	J39-154
G3_MCM4_SB	J24-31	J39-155
G3_MCM4_SBR	J24-32	J39-156
G3_MCM5_SB	J24-33	J39-157
G3_MCM5_SBR	J24-33	J39-158
G3_MCM6_SB	J24-35	J39-159
G3_MCM6_SBR	J24-36	J39-160
G4_MCM1_SB	J24-37	J38-149
G4_MCM1_SBR	J24-38	J38-150
G4_MCM2_SB	J24-39	J38-151
G4_MCM2_SBR	J24-40	J38-152
	J27740	

G4_MCM3_SB G4_MCM3_SBR G4_MCM4_SB G4_MCM4_SBR G4_MCM5_SB G4_MCM5_SBR G4_MCM6_SB G4_MCM6_SBR	J24-41 J24-42 J24-43 J24-44 J24-45 J24-45 J24-46 J24-47 J24-48	J38-153 J38-154 J38-155 J38-156 J38-157 J38-157 J38-158 J38-159 J38-160
G5_MCM1_SB G5_MCM1_SBR G5_MCM2_SB G5_MCM2_SBR G5_MCM3_SB G5_MCM3_SBR G5_MCM4_SB G5_MCM4_SBR G5_MCM5_SB G5_MCM5_SBR G5_MCM6_SBR	J25-1 J25-2 J25-3 J25-4 J25-5 J25-6 J25-7 J25-8 J25-9 J25-9 J25-10 J25-11 J25-12	J37-149 J37-150 J37-151 J37-152 J37-153 J37-154 J37-155 J37-156 J37-156 J37-157 J37-158 J37-159 J37-160
G6_MCM1_SB G6_MCM1_SBR G6_MCM2_SB G6_MCM2_SBR G6_MCM3_SBR G6_MCM3_SBR G6_MCM4_SB G6_MCM4_SBR G6_MCM4_SBR G6_MCM5_SBR G6_MCM5_SBR G6_MCM6_SBR	J25-13 J25-14 J25-15 J25-16 J25-17 J25-18 J25-19 J25-20 J25-21 J25-22 J25-22 J25-23 J25-24	J36-149 J36-150 J36-151 J36-152 J36-153 J36-154 J36-155 J36-156 J36-157 J36-158 J36-159 J36-160
G7_MCM1_SB G7_MCM1_SBR G7_MCM2_SB G7_MCM2_SBR G7_MCM3_SB G7_MCM3_SBR G7_MCM4_SB G7_MCM4_SBR G7_MCM4_SBR G7_MCM5_SB G7_MCM5_SBR G7_MCM6_SBR	J25-25 J25-26 J25-27 J25-28 J25-29 J25-30 J25-31 J25-32 J25-33 J25-34 J25-35 J25-36	J34-69 J34-70 J34-71 J34-72 J34-73 J34-74 J34-75 J34-76 J34-76 J34-77 J34-78 J34-79 J34-80